job_041116c: Design Engineer, Sigma Designs (Fremont, CA)

From: Kristin Burns <kristin.burns_at_stanford.edu>
Date: Mon, 11 Apr 2016 07:56:46 -0700

Design Engineer


Reports to: Staff Video Architect
Location: Fremont, CA
(Looking for local candidates in bay area only)

Job Summary

Sigma Designs, Inc. is the leading provider of
system-on-chip (SoC) solutions used to deliver
entertainment and control throughout the home.
Please visit us at <http://www.sigmadesigns.com>www.sigmadesigns.com


Job Description
As a Design Engineer, you will:
    * Responsible for IP development and integration
    * Work with SoC and IP teams to finish SoC integration/validation
· Perform rtl code simulation, FPGA
verification, syntheses after rtl freeze, work with BE to do time closure
· Perform chip validation
· Provide production issues support
· Prepare documentation

Qualifications and Experience Required
    * 0~3 years of front end logic design experience for the senior positions
    * Familiar with video and digital signal procession and FPGA verifications
    * Proficient with Verilog rtl coding, CAD tools for chip design

Education Required
· BSEE a must. MSEE preferred.



Please let me know if there’s any questions.

Thanks,

Rita Sahakian
Sr. HR Generalist
<http://www.sigmadesigns.com/>
Sigma Designs

47467 Fremont Blvd.
Fremont, CA 94538








- - - - - - - - - - - - - - - - - - -
Potential applicants should communicate directly
with the contact listed in the posting. Please
do not "reply" to the posting messages.

Job postings are archived at http://www-design.stanford.edu/~ddivjobs/

Note: The job postings distribution list
contains several distribution lists: Design grad
students, ME310 alumni, ME218 alumni, ME jobs
list, etc. Members of multiple lists will
receive multiple copies of postings. Please
excuse the duplication. Thank you.




245ed95c.jpg
(image/jpeg attachment: 245ed95c.jpg)

Received on 2016-04-11 07:56:50

This archive was generated by hypermail 2.3.0 : 2016-04-14 12:00:07 PDT